[HW Security] SPHINCSLET:An Area-efficient Accelerator for the Full SPHINCS+ Digital Signature Algorithm, ACM Transactions on Embedded Computing Systems, (to appear)

SPHINCSLET:An Area-efficient Accelerator for the Full SPHINCS+ Digital Signature Algorithm

Sanjay Deshpande, Yongseok Lee, Cansu Karakuzu, Jakub Szefer, Yunheung Paek

ACM Transactions on Embedded Computing Systems

0
 0
목록 답변 다음글

International Papers

HW Security SPHINCSLET:An Area-efficient Accelerator for the Full SPHINCS+ Digital Signature Algorithm, ACM Transactions on Embedded Computing Systems, (to appear)
HW Security SPHINCSLET - A Lightweight Implementation of SPHINCS+, DAC WIP 2024
HW Security An Efficient Hardware/Software Co-design for FALCON on Low-End Embedded Systems, IEEE Access, April 2024
HW Security XTENSTORE: Fast Shielded In-memory Key-Value Store on a Hybrid x86-FPGA System, DATE 2022
HW Security Optimizing Hardware Resource Utilization for Accelerating the NTRU-KEM Algorithm, Computers, 2023
HW Security Area-Efficient Accelerator for the Full NTRU-KEM Algorithm, ICCSA 2023
HW Security Accelerating N-bit Operations over TFHE on Commodity CPU-FPGA, ICCAD 2022
HW Security A Hardware Platform for Ensuring OS Kernel Integrity on RISC-V, MDPI Electronics, August 2021
HW Security Ambassy: A Runtime Framework to Delegate Trusted Applications in an ARM/FPGA Hybrid System (early access), IEEE Transactions on Mobile Computing (TMC), Jun 2021
HW Security MeetGo: A Trusted Execution Environment for Remote Applications on FPGA (early access), IEEE Access, Mar 2021
HW Security A Metadata-driven Approach to Efficiently Detect Code Reuse Attacks on ARM Multiprocessors, The Journal of Supercomputing, Jan 2021
HW Security TRUSTORE: Side-Channel Resistant Storage for SGX using Intel Hybrid CPU-FPGA, ACM Conference on Computer and Communications Security (CCS), Nov 2020
HW Security MeetGo: A Reconfigurable HW TEE to Build Secure Cryptocurrency Wallet for Remote Users, Design Automation Conference (DAC) WIP, Jul 2020
HW Security ActiMon: Unified JOP and ROP Detection With Active Function Lists on an SoC FPGA, IEEE Access, Dec 2019
HW Security KI-Mon ARM: A Hardware-assisted Event-triggered Monitoring Platform for Mutable Kernel Object, IEEE Transactions on Dependable and Secure Computing, Mar 2019
HW Security RiskiM: Towards Complete Kernel Protection with Hardware Support, DATE, Mar 2019
HW Security Design of a Generic Security Interface for RISC-V Processors and its Applications, 2018 International SoC Design Conference (ISOCC), Nov 2018
HW Security Hardware Assisted Randomization of Data, International Symposium on Research in Attacks, Intrusions and Defenses (RAID), Sep 2018
HW Security A Dynamic Per-context Verification of Kernel Address Integrity from External Monitors, Computers & Security, August 2018
HW Security Hypernel: A Hardware-Assisted Framework for Kernel Protection without Nested Paging, Annual Design Automation Conference (DAC), Jun 2018
목록

© Copyright ⓒ 2011~2018 by SOR Lab. All Rights Reserved.
SOR Lab., Department of Electrical and Computer Engineering,
Seoul National University, 1 Gwanak-ro, Gwanak-gu, Seoul 08826, Korea