Software Optimization and Reconstruction Register Coalescing Techniques for Heterogeneous Register Architectures, ACM Transactions on Embedded Computing Systems (TECS), Jan 2009
|
Software Optimization and Reconstruction A Retargetable Parallel-Programming Framework for MPSoC, ACM Transactions on Design Automation of Electronic Systems, Jul 2008
|
Application Specific Architectures Register File Power Reduction Using Bypass Sensitive Compiler, IEEE Transactions on Computer Aided Design of Integrated Circuits (TCAD), Jun 2008
|
Software Optimization and Reconstruction Compiler driven data layout optimization for regular/irregular array access patterns, ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), and also appears in ACM SIGPLAN Notices, Jun 2008
|
Application Specific Architectures Hiding Cache Miss Penalty Using Priority-based Execution for Embedded processors, Design Automation and Test in Europe (DATE), Mar 2008
|
Application Specific Architectures SPKM: A Novel Graph Drawing based Algorithm for Application Mapping onto Coarse-Grained Reconfigurable Architectures, Asia and South Pacific Design Automation Conference(ASP-DAC), Jan 2008
|
Software Optimization and Reconstruction An OpenMP Translator with Retargetable Parallel Programming Model for MPSoC, International Conference on Ubiquitous Information Technologies & Applications (ICUT), Dec 2007
|
Application Specific Architectures HW/SW co-design for embedded system using UML, International Conference on Ubiquitous Information Technologies & Applications (ICUT), Dec 2007
|
Application Specific Architectures Automatic Design Space Exploration of Register Bypasses in Embedded Processors, IEEE Transactions on Computer Aided Design of Integrated Circuits (TCAD), Nov 2007
|
Software Optimization and Reconstruction A code-generator generator for multi-output instructions, The International Conference on Hardware-Software Codesign and System Synthesis(CODES+ISSS), Oct 2007
|
Software Optimization and Reconstruction Software Controlled Memory Layout Reorganization for Irregular Array Access Patterns, ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2007), Oct 2007
|
Application Specific Architectures Efficient Mapping onto Coarse-Grained Reconfigurable Architectures using Graph Drawing based Algorithm, Workshop on Application Specific Processors (WASP), Sep 2007 (Best paper, invited for IEEE Transactions on VLSI)
|
Software Optimization and Reconstruction Optimistic Coalescing for Heterogeneous Register Architectures, ACM Conference on Languages, Compilers and Tools for Embedded Systems or ACM SIGPLAN Notice, Jun 2007 ( Best paper)
|
Software Optimization and Reconstruction Preprocessing Strategy for Effective Modulo Scheduling on Multi-Issue Digital Signal Processors, International Conference on Compiler Construction (CC), also appear in Lecture Notes in Computer Science, Mar 2007
|
Software Optimization and Reconstruction A code generation strategy for heterogeneous register architectures, Workshop on Interaction between Compiler and Architecture (Interact), Feb 2007
|
Software Optimization and Reconstruction Efficient Embedded Code Generation with Multiple Load/Store Instructions, Software Practice & Experience, Feb 2007
|
Software Optimization and Reconstruction Fast Code Generation for Embedded Processors Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers, Transactions on High Performance Architecture and Compilation, Jan 2007
|
Application Specific Architectures Mapping Loops onto a Coarse-Grained Reconfigurable Architecture for High-Performance Embedded Systems, International Conference on Ubiquitous Information Technologies & Applications (ICUT), Feb 2007
|
Software Optimization and Reconstruction VISTA : VPO Interactive Systems for Tuning Applications, ACM Transactions on Embedded Systems, Nov 2006
|
Software Optimization and Reconstruction A Rule-based Optimal Placement of Scaling Shifts in Floating-point to Fixed-point Conversion for a Fixed-point Processor, International SoC Design Conference, Oct 2006
|