[Software Optimization and Reconstruction] Fast Code Generation for Embedded Processors Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers, Transactions on High Performance Architecture and Compilation, Jan 2007

 

0
 0
목록 답변 이전글 다음글

International Papers

Software Optimization and Reconstruction Automatic Parallelization for Non-cache Coherent Multiprocessors, Languages and Compilers for Parallel Computing, also appear in Lecture Notes in Computer Science, Vol. 1239, pp. 266-284, Springer-Verlag, Aug 1996
목록

© Copyright ⓒ 2011~2018 by SOR Lab. All Rights Reserved.
SOR Lab., Department of Electrical and Computer Engineering,
Seoul National University, 1 Gwanak-ro, Gwanak-gu, Seoul 08826, Korea